Trust, but Validate the Instrument: Auditing AI-Generated RTL Verification Plans on Authored Security-Regression Proxies

This paper introduces a method to audit AI-generated hardware verification plans using security-regression proxies, improving trust in AI-assisted chip design.

Auto-scored: It provides a partial mitigation for AI-generated hardware verification risks by enabling auditing, but does not address broader AI risks.